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CHAPTER 1 
 
 
 
 
PROJECT OVERVIEW 
 
 
 
 
1.1 Background 
 
 
 The 32-bit load/store DLX processor architecture is a generic RISC processor 
designed by Hennessy & Patterson for pedagogical purposes.  The DLX processor 
design abstracts many features of general-purpose commercial processors, and is a 
well-understood computer architecture. 
 
 
 The DLX provides a good architectural model for study, not only because of 
the popularity of this type of machine, but also because it is easy to understand.  Like 
most load/store machines, the DLX emphasizes a simple load/store instruction set, 
design for pipelining efficiency, an easily decoded instruction set and efficiency as a 
compiler target. 
 
 
 The Wishbone Bus is an open source hardware computer bus intended to let 
the parts of an integrated circuit communicate with each other.  The aim is to allow 
the connection of differing cores to each other inside of a chip or system-on-chip. 
 
 
 Utilizing open source hardware such as the DLX core and Wishbone bus (or 
its competitor – the AMBA bus) yields benefits which include solutions for most of 
the problems associated with proprietary cores.  Besides the apparent advantage of 
free-for-all distribution, utilizing open source hardware standards and open 
microprocessor cores tout: 
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• Each core will have a larger user base, which will ensure better support, better 
documentation and better implementation examples to work from. 
• The source is available, so any developer can find out what he or she needs to 
know about the core. 
• Eventually, as cores and standards for them are developed, cores will become 
more standards-compliant than proprietary cores 
• Allows for source code modification at-will, which enables designers to fine-
tune and tweak any design for any design constraint – gate count, performance, 
power, etc. 
 
 
 While previous work on integration of the DLX core and Wishbone bus 
interface has been undertaken and completed, instruction pipelining was excluded 
from the project’s scope due to complexity and time limitations.  A DLX 
microprocessor core with a non-pipelined instruction execution data path was used to 
showcase the microprocessor core-Wishbone bus integration functionality on the 
FPGA.   
 
 
 Since the previous project’s focus was on functionality, instruction execution 
speedup and performance was left on the table to be dealt with in future work.  Since 
the DLX microprocessor was, by nature, a five-stage pipelined microprocessor, it can 
be expected that the core’s performance on instruction execution can be sped up with 
a pipeline implementation. 
 
 
 
 
1.2 Objectives 
 
 
 The objective of this project is to design a five-stage pipelined DLX 
microprocessor for the purpose of instruction execution speedup and performance 
improvement. 
 
 
 As part of the project, the performance of instruction execution speedup of 
the enhanced DLX processor with pipelined-instruction execution versus the non-
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pipelined DLX will be evaluated and analyzed using a predetermined test suite which 
will consist of several small programs. 
 
 
 Finally, exploration and investigation will be done on several design-for-test 
(DFT) feature integrations into the DLX-Wishbone system for improved system 
debug-ability as future work. 
 
 
 
 
1.3 Scope of Work 
 
 
 This project is focused on the incremental enhancement of an existing DLX 
processor design with Wishbone bus interface integration in UTM [2], to modify the 
data path unit and controller unit for pipelined instruction execution in five stages: 
Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Memory Access 
(MEM) and Write-Back (WB). 
 
 
 The reference source code for this project is referenced from the DLX project 
by the University of Stuttgart, Germany which implements a non-pipelined, non-
synthesizeable flavour of the DLX processor. 
 
 
 Implementation of the DLX enhancements would involve coding in hardware 
description language VHDL.  Altera’s Quartus 6.1 Web Edition is the tool of choice 
for design entry, logic synthesis (compilation) and simulation.   
 
 
 In the work flow of the project, the main emphasis would be on adding the 
pipelining capability into the DLX processor’s datapath unit as well as any 
incremental changes in the control unit to support the pipelined execution.  The 
Wishbone bus interface integration into the design will be used as-is from the 
previous project with the expectation that any previous issues have been resolved. 
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 While the eventual target implementation of the design would be in ASIC, 
this project’s implementation level will only be restricted to functional and timing 
simulation within Altera’s Quartus software. 
 
 
 As a final outcome, the implementation is validated and verified for 
functionality correctness on through simulation. Performance analysis and evaluation 
would be carried out using a predetermined suite of small programs to be executed 
on the integrated DLX system.   
 
 
 
 
1.4 Expected Results 
 
 
 The pipelined DLX processor is successfully designed and simulated in 
Altera’s Quartus software.  The processor implementation is validated and verified 
using FFT computation task or other simple sorting programs. 
 
 
 The enhanced pipelined-DLX will offer at least 1.5X instruction execution 
speedup versus non-pipelined core measured by CPU cycle time required to 
complete predefined computation task-list on both processors.  This will serve as the 
baseline expectation to justify that the additional logic overhead incurred due to the 
pipelined-datapath translates to real-world performance speedup. 
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1.5 Report Layout 
 
 
 The layout of this report would be as follows:- 
 
 
Chapter 1: Brief overview of project, including objectives and work scope. 
 
Chapter 2: Literature review of other existing DLX projects undertaken by 
other universities, design considerations for pipelining, and 
microprocessor selection considerations. 
 
Chapter 3: Overview of the DLX processor and instruction set architecture, 
pipelining concepts and design considerations. 
 
Chapter 4: Design workflow, methodology and tools. 
 
Chapter 5: Pipelined DLX microprocessor components and design. 
 
Chapter 6: Results and performance analysis. 
 
Chapter 7: Conclusion and future work recommendations. 
 
  
 
